High Level Design of FPGA

---

Frameworks

HIPACC

• C/C++ -> HLS
• http://hipacc-lang.org/

Halide-HLS

• Halide -> HLS
• https://github.com/jingpu/Halide-HLS

fpgaConvNet

• http://cas.ee.ic.ac.uk/people/sv1310/fpgaConvNet.html

dnnWeaver

• C/C++ -> HDL
• https://bitbucket.org/hsharma35/dnnweaver.public

Halide to FPGA (Beta)

• https://www.halide2fpga.com/

Rigel

• lua -> HDL
• http://graphics.stanford.edu/papers/rigel/rigel.pdf
• https://github.com/jameshegarty/rigel

hls4ml

• DL framework -> C/C++ for HLS
• https://github.com/hls-fpga-machine-learning

sPyC

• Python -> C/C++ for HLS
• https://github.com/ISI-RCG

RIPL

• https://github.com/robstewart57/ripl
• http://www.macs.hw.ac.uk/~rs46/

---

Courses

ECE 5775 - High-Level Digital Design Automation (Cornell)

• https://web.csl.cornell.edu/courses/ece5775/

ECE 699 - Software/Hardware Codesign

• http://ece.gmu.edu/coursewebpages/ECE/ECE699_SW_HW/S16/
• http://ece.gmu.edu/coursewebpages/ECE/ECE699_SW_HW/S15/

ECE 522: Hardware/Sofware Codesign with FPGAs

• http://ece-research.unm.edu/jimp/codesign/

---